FREE webinars from software development experts at Intel

7 July, 2004

Intel and Hearne Scientific Software invite you to talk to some of the software industry's most experienced software engineers.

Maximise you application performance

Intel and Hearne Scientific Software invite you to talk to some of the software industry's most experienced software engineers.

These six webinars cover the latest Intel software development technologies for Windows and Linux and will provide you with both the knowledge and practical skills to create great software. Intel software engineers will demonstrate how Intel software tools can help developers create the fastest software possible on Intel processors.

Intel Fortran Compilers

What's New in Intel Fortran Compilers 8.0?

Intel Fortran compilers version 8.0 combines technologies and experience from Digital/Compaq Visual Fortran as well as previous Intel Fortran compilers. This presentation will explain what is familiar to users of the older products as well as what is new. The new development environment will be introduced, and coding and build changes needed will be explained. There will be time provided for questions from the audience.

Presented by Steve Lionel - Senior Technical Consulting Engineer

Steve Lionel is a senior member of Intel's compiler support team, and is well known to the Fortran community for his presence in Fortran newsgroups and forums. Prior to joining the support team, Steve spent nearly 25 years at Digital/Compaq* as a developer, primarily on Fortran compilers for VAX*, Alpha and PC systems, plus work on DEC Ada and Pascal products as well as the OpenVMS* operating system.

Date: 17 August 2004
Time: 9am AEST

Back to top

Intel C++ Compilers

Using Intel compilers to best extract performance from Itanium 2-based platforms

This session will cover how to interpret Intel compiler generated reports to guide use of compiler keywords, pragmas and switches to extract the best performance for an application. Along the way, the session will present methods of disambiguating pointers, manipulating loops and memory layouts, and strategically identifying compiler switches and pragmas to guide the compiler towards better optimisation.

Presented by Bob Chesebrough - Senior Technical Consulting Engineer

Robert Chesebrough is a senior technical consulting engineer with the compiler marketing and technical support group in Intel’s Software Products division. He developed several key compiler components for Intel Software College and has been an instructor for the Intel Software College for over three years. He authored the "Intel Compiler Black-Belt Users Guide to Undocumented Switches".

Date: 24 August 2004
Time: 10am AEST

Back to top


Intel VTune Performance Analyzer

Intel VTune Analyzer for Windows and Linux

This session will describe a low overhead SW performance analysis product developed at Intel Corporation. The VTune Analyzer identifies performance bottlenecks and displays the source code for those bottlenecks along with showing the method-to-method calling sequences through an application or device driver. A sample performance tuning session will also be demonstrated during this class.

Presented by Gary Carleton - Staff Software Engineer

Gary Carleton is a Staff Software Engineer in the Software Products Division at Intel Corp. He has been at Intel for 20 years and currently works on SW performance tools including the VTune(TM) analyzer and C++ compiler. He has been an engineering manager and software engineer for Intel Corp, Cadre Technologies and Kaiser Engineers. He has a BS in Electrical Engineering and Computer Sciences from the University of California at Berkeley.

Date: 26 August 2004
Time: 10am AEST

Back to top


Intel Integrated Performance Primitives

How to Optimise Software Applications Using Intel Integrated Performance Primitives (Intel IPP)

Intel IPP is a software library covering imaging, audio/video, graphics, and other areas that increases performance from Intel's latest microprocessors. Intel IPP gives you access to advanced processor features without having to write processor-specific code or perform processor-specific tuning. This session will explain some aspects of the API, including the conventions, the functionality, and the kinds of applications it can be used for.

Presented by Stewart Taylor - Software Architect

Stewart Taylor is a software architect in the Intel Libraries team and the author of Intel(R) Integrated Performance Primitives: How to Optimize Software Applications Using Intel(R) IPP. In 12 years at Intel, Stewart has worked on mostly multimedia libraries, including the Image Processing Library, the Intel(R) JPEG Library, the Open Source Computer Vision Library, and Intel(R) ProShare Conferencing Software. His background includes imaging, signal processing, computer vision, graphics, and computer architecture. He has a BSE from Princeton University and an MS from Stanford University in Electrical Engineering.

Date: 25 August 2004
Time: 2pm AEST

Back to top


Intel Math Kernel Library

Intel Math Kernel Library (MKL) for Windows and Linux - What's new in Version 7.0?

The Intel Math Kernel library (Intel MKL) is Intel's flagship product for math on HPC machines. This presentation will cover the performance and key components of Intel MKL with emphasis on new functionality in the recently released version 7.0. These features include new support for ScaLAPACK on Linux clusters and a direct sparse solver. Find out why top performing supercomputers in the world use Intel MKL.

Presented by Todd Rosenquist - Technical Consulting Engineer

Todd Rosenquist is a Technical Consulting Engineer supporting the Intel Math Kernel Library (Intel MKL). He has worked with Intel MKL in several different capacities for 4 years.

Date: 19 August 2004
Time: 10am AEST

Back to top


Intel Threading Tools

Detecting performance and robustness issues in parallel programs using the Intel Threading Tools

Building on the advanced instruction level parallelism (ILP) and data level parallelism (DLP) inherent to the Intel Xeon and Pentium architectures, Intel has added thread level parallelism (TLP) with Hyper-Threading Technology (HT Technology). Processors with Hyper-Threading Technology (HT Technology) schedule instructions from multiple threads at a time to hide latency and improve throughput. This presentation demonstrates how to identify potential performance and robustness issues in multi-threaded code using the Intel Threading Tools to accelerate your parallel application development and reduce your time to market.

Presented by Jason Plumb - Technical Consulting Engineer

Jason Plumb is an expert in real-time graphics and simulation and has recently led the design and development of the Shockwave3D extension to the Director/Shockwave 8.5 platform in a joint effort between Intel and Macromedia. Before working at Intel, Jason earned a degree in Computer Engineering at Santa Clara University and developed a number of products for SEGA, ATARI and Sierra Entertainment, Inc.

Date: 18 August 2004
Time: 10am AEST

Back to top


More Information

If you would like further information regarding these webinars please contact Hearne Scientific Software and request to speak to Michael Koukoullis.

Rate this page
Comment